PIC16F872T-E/SO【PDF 67/167 页】IC MCU CMOS 20MHZ 2K FLSH 28SOIC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3887

63页 64页 65页 66页 [67页]68页 69页 70页 71页

8048C–AVR–02/12

ATtiny43U

When using register indirect addressing modes with automatic pre-decrement and post-incre-

ment, the address registers X, Y, and Z are decremented or incremented.

The 32 general purpose working registers, 64 I/O Registers, and the 256 bytes of internal data

SRAM in ATtiny43U are all accessible through all these addressing modes. The Register File is

described in “General Purpose Register File” on page 10.

Figure 5-2.

Data Memory Map

5.2.1

Data Memory Access Times

This section describes the general access timing concepts for internal memory access. The

internal data SRAM access is performed in two clk

CPU cycles as described in Figure 5-3 on page

16.

Figure 5-3.

On-chip Data SRAM Access Cycles

5.3

EEPROM Data Memory

The ATtiny43U contains 64 bytes of data EEPROM memory. It is organized as a separate data

space, in which single bytes can be read and written. The EEPROM has an endurance of at

least 100,000 write/erase cycles. The access between the EEPROM and the CPU is described

in the following, specifying the EEPROM Address Registers, the EEPROM Data Register, and

the EEPROM Control Register. For a detailed description of Serial data downloading to the

EEPROM, see “Serial Programming” on page 153.

32 Registers

64 I/O Registers

Internal SRAM

(256 x 8)

0x0000 - 0x001F

0x0020 - 0x005F

0x15F

0x0060

Data Memory

clk

Data

Address

Address valid

Compute Address

Read

ite

CPU

Memory Access Instruction

Next Instruction

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式